Abstract-A method of using a thin oxide on the top of the poly-Si gate to getter fluorine for BF; in PMOS is proposed and demonstrated. Due to less amount of fluorine in the poly-Si as well as in the gate oxide, the boron penetration through the gate oxide is suppressed. The MOS capacitors fabricated by using this method show less shifts and distortion on C-V curves and better electrical characteristics.
I. INTRODUCTION ECENTLY, the p+ poly-Si gate has been widely used R for submicrometer CMOS technology to avoid the shortchannel effects [l] . However, the boron used to dope this p+ poly-Si gate is easy to penetrate through the gate oxide into the underlying Si-substrate, especially for the BF; implanted poly-Si gate. This will cause the positive shift of the threshold voltage, increments of the gate oxide electron trapping rate, and the P-channel inverse subthreshold slope. Previously, we had proposed a stacked poly-Si gate structure with an ultra-thin oxide inserted in-between to suppress the boron penetration [2] , [3] . It had also been found that the inclusion of a TiSi2 salicide prior to the gate implantation can eliminate the fluorine-related Vfi shifts [4] and fluorine is primarily to segregate at the oxide and the defect region after the postimplant annealing process [5] . In this work, a thin polyoxide is to replace the TiSi2 salicide on the top of the poly-Si gate. In the post-implant annealing process, this thin oxide will getter fluorine out of the poly-Si gate, hence reduce the amount of fluorine in the poly-Si as well as in the gate oxide [3] . Thus, the enhancement on the boron penetration by fluorine is reduced [6] . Hence, the gate oxide prepared by this process has better electrical characteristics.
EXPERIMENTALS
The p+ poly-Si gate MOS capacitors were fabricated on (loo), 5 N 10 R-cm, n-type Si wafers with a 88 A gate oxide.
The gate oxide was grown in diluted dry 0 2 (02/N2 = 1/6) at 900°C and annealed in N2 at the same temperature for 15 min.
After that, 3000 A of undoped polysilicon was deposited and a thin polyoxide ( w 100 A) was grown on the top of the deposited polysilicon layer (OTP) in 0 2 at 900OC for 10 min. For comparison, control samples without the polyoxide were also fabricated. Then, all the samples were implanted with BF; of a dose 5 x 1015 cm-2 at 50 KeV, and annealed at 800°C in 0 2 for 30 min first and then at 900°C in N2 for 10, 20, 30, and 40 min respectively, to activate the implanted dose. The oxidizing anneal at 800°C was intended to grow a thin polyoxide on the poly-Si gate to prevent the boron out-diffusion during the latter inert annealing at 900OC. After the polyoxide was removed, A1 was deposited and annealed at 400°C in N2 for 30 min to make capacitors. The area of capacitors was 4.324 x cm2. The boron and fluorine profiles of the samples were analyzed with SIMS and a Keithley C-V analyzer was used to measure the high frequency (100 KHz) and quasi-static capacitances of the capacitors. Fig. 1 shows the fluorine and boron profiles of the OTP and control samples after annealing, respectively. The control sample had two fluorine peaks, one at the location of the gate oxide, and the other at the BF; implant region. For the OTP sample, the fluorine peak at the implant region disappeared and the fluorine which segregated at the gate oxide had a lower peak, about 0.7 of that of the control sample. The polyoxide on the top of the poly-Si-had acted as a sink for fluorine, thus reduced the fluorine in the poly-Si gate and the gate oxide. Since fluorine enhances the boron diffusion in oxide [6] , this less fluorine in the OTP gate had a less boron penetration [3] . This is seen that the OW sample had the boron peak at the gate oxide about 0.65 of that of the control sample and a shallower profile in the Si substrate. Fig. 2 (a) and (b) show the normalized high frequency (100 KHz) and quasi-static C-V curves for the OTP and control samples annealed for different times, respectively. It is seen that the shifts of the C-V curves, which were due to the negative fixed charge generated by F-B complexes and a very shallow P-type layer in the silicon substrate as a result of the boron penetration [4] , of the OTP samples were much less than those of control samples. For the control sample of 40 min annealing, the high frequency C-V curve had distorted so much that a shallow P-type layer had formed, due to the boron penetration, underlying the gate oxide and the sample acted like an nMOS capacitor. However, for the OTP sample of the same annealing, the shape of the high frequency C-V curve stayed still the same except that it shifted to the right a little.
RESULTS AND DISCUSSIONS
It is noted that although the polyoxide on the poly-Si gate gettered boron thus reduced the amount of boron in the poly-Si gate, the poly-Si depletion effect did not occur, which is seen from the C-V curves for the OTP samples. The Cqs,inv/Cox This improves the characteristics and also the reliability of pMOSFET.
